Abstract-A digital scheme for automatic tuning of continuous-time high-filters is proposed. The tuning scheme uses the phase information for both frequency and -factor tuning, therefore, the relationship between the filter's passband magnitude and is immaterial. Due to the digital control of the tuning loops, only one loop is active at a given time interval, which eliminates the need for a slow tuning loop, improves stability and reduces tuning time. Experimental breadboard tests verify the operation where approximately 1% tuning error is accomplished using the offline tuning algorithm.
I. INTRODUCTION
D ISCRETE passive filters offer many advantages to the circuit designer such as wide dynamic range, stability, and zero dc power dissipation. On the other hand, integration of these components in the form of active filters will allow tunability, lower area and cost, and higher levels of integration. One of the main problems faced in active filter design is poor accuracy and the need for continuous tuning. The problem becomes even more severe at high frequencies and high -factors, where circuit parasitics and increased sensitivity may cause the filter to be unstable [1] , [2] .
Several techniques have been reported to address the problem of tuning high-filters [3] - [10] . Most of the references in the literature have the assumption that the filter's bandpass gain at , is equal (or proportional) to the quality factor . However, in the presence of dominant parasitics this relation may not hold, especially at high-values. Also, nonlinearities of the filter affect the versus relationship, which may result in further -tuning errors. Moreover, for some filters such as active , no such relation can be assumed [11] , [12] . Fig. 1 shows a typical second-order bandpass filter. Varying and allows tuning the center frequency, , whereas varying allows tuning the quality factor, . Output conductances and parasitic capacitors associated with the bandpass and the lowpass nodes are represented by , and , respectively. Defining the capacitors including parasitic capacitances as the bandpass transfer function can be found as in (1) at the bottom of the next page, where the quality factor and the midband gain can be identified as
Certain assumptions have to be made to claim . First, the parasitic conductances and should be very small compared to . Also, matching between transconductors and capacitors is required so that and . Due to unknown parasitics, these conditions are very difficult to achieve. Furthermore, a divide (or multiply) by circuitry will be needed in order to compare the filter gain with the desired level. Such a circuit at high frequencies will be difficult to implement precisely.
Another problem faced in tuning circuits is the need for slow -tuning circuitry. Although it can be designed to have a much larger time constant, the effective speed of a loop still depends on the sensitivities to the control voltages. At high-values, sensitivity of the -tuning loop increases and even a large time constant may not be sufficient, causing the filter to oscillate. Furthermore, slow loops increase the time required to reach steady state.
The technique proposed in this paper uses the phase response of a second-order block rather than the magnitude. In this case, -tuning, as well as center frequency tuning, is independent of the filter gain. By fitting the output phase at two reference frequencies to the known values, which can be calculated from the desired response, both and are tuned accurately. Utilizing a digital technique, only one tuning loop is allowed to operate at a given time, which improves the stability of the tuning circuit and eliminates the need for slow loops. 
II. TUNING PRINCIPLE
and of a biquadratic filter can be obtained by evaluating its lowpass phase response [17] . General expressions for second-order lowpass and bandpass functions are (4) (5) where the lowpass phase response can be calculated from (6) At the pole frequency, , the magnitude of the bandpass transfer function, , reaches a peak where is equal to , as shown in Fig. 2 . Here, and are the 3-dB frequencies where drops by 3 dB from its peak value. Using (6) and the fact that and and can be calculated as follows:
where (9) The proposed scheme essentially uses the facts that (10) (11) to tune both the center frequency and the quality factor. However, accurate generation of the 3-dB frequencies and is difficult. In order to have a feasible hardware implementation, and are approximated by and , respectively, where is an integer. Note that the desired center frequency is equal to . The intermediate frequency can be generated from a reference frequency such that . If an accurate reference is available at the desired center frequency, (i.e., ), then the division ratio will be equal to . Using the lowpass phase (6) and defining the center frequency of the tuned filter as , steady-state conditions for the tuning circuit can be given as (12) (13) Solving (12) and (13) for and yields (14) (15) (16) For large values of , and will be close to the desired values, which can be given as (17) (18) Frequency and the -tuning errors for a second-order bandpass filter can be defined as
substituting (15)- (18) Based on (21), it can be concluded that the theoretical tuning errors for and are equal for a given (desired Q). The absolute tuning error is plotted in Fig. 3 . For , the error is less than 0.5%. Note that the tuning error given in Fig. 3 only represents the fundamental limit of the proposed technique. In practice, tuning error may be dominated by offsets, mismatches and parasitics in the circuit.
III. PARASITIC POLE EFFECT
An internal node causing a parasitic pole close to the frequency of operation is not desired for an ideal transconductor. However, for high-frequency filters, parasitic poles become more effective on the filter response. In the presence of parasitic poles, the phases corresponding to the 3-dB frequencies will be different from 45 and 135 . Consequently, some error will be involved in the tuning scheme.
Consider the filter shown in Fig. 1 . For the sake of simplifying the analysis, let , and . Ignoring the parasitics , and , the transfer functions seen at the bandpass and lowpass outputs are given by
A transconductor with a parasitic pole at frequency can be modeled by [13] and [14] (24) Fig. 3 . The -tuning error is less than 1% for .
IV. PREDISTORTION OF THE PARASITIC-POLE EFFECT
When the frequency of operation is very high for a given technology, having parasitic poles close to is unavoidable. In such cases, the tuning error can be decreased by modifying the reference frequencies according to the estimated value of the parasitic pole location. Assume that the filter is designed (27) but the parasitic pole could not be pushed high enough to minimize the error. Using simulation results, the reference frequencies that give 45 and 135 phases from the lowpass phase response can be found. Note that they will be slightly different from the 3-dB frequencies. The tuning circuit is programmed to generate rather arbitrary frequencies, and . When there is no parasitic pole, and are symmetrical (at high-) around as and . A bandpass filter with and MHz having a parasitic pole at 480 MHz is investigated as an example. The -tuning error without compensation is 5% (see Fig. 7 ). Theoretically, compensation decreases the error to zero if the pole is located exactly at the predicted value. However, due to unpredictable behavior of the parasitic pole, the actual error may be different. Nevertheless, smaller errors can be achieved using a good layout extraction tool in the estimation of . Figs. 6 and 7 show the tuning errors with and without compensation for a variation of from 50% to 100%. This method essentially shifts the error curve in such a way that the error around the estimated value of is minimized. The predistortion approach can be employed for any modeled with arbitrary poles and zeros. Fig. 8 shows the complete tuning system. Assuming that an accurate reference signal at the frequency is available, frequency division ratios can be calculated using (17) and (18) as (34) (35) and , respectively. The filter is calibrated when the Tune signal is HIGH. Normal operation of the filter (i.e., processing the input signal) is resumed when the Tune signal is set to LOW, where the tuning voltages and are hold at their proper values.
V. CIRCUIT IMPLEMENTATION
Following from (12) and (13), the steady-state conditions are and . Since the two reference frequencies cannot be applied simultaneously, the frequency of the filter input signal changes periodically between and . When is applied to the filter, the lowpass output phase is compared with 45 . This is performed by using a D flip flop and a 45 delayed reference clock at . The lowpass output is connected to the clock input of the flip-flop whereas the reference is applied to the D input (Fig. 11) . Assuming that transition occurs at the rising edge of the clock, the flip-flop stores HIGH output level if the lowpass delay is more than 45 , otherwise the output is zero. The waveforms are depicted in Fig. 9 . For the next phase, where the filter input is at , the reference applied to D is delayed by 135 so that the delay of the lowpass output is effectively compared with 135 . Fig. 10(a) and (b) shows the lowpass phase response with a higher-and a lower-center frequency, respectively, compared to the desired value. In Fig. 10(c) and (d) , frequency is tuned but the factor is lower and higher, respectively, than desired. The tuning circuit does not change if the center frequency is not between and . Note that the phase at is when the filter is tuned. In that case, the center frequency is adjusted first, as soon as it is bracketed by the two references and is adjusted. Table I summarizes the tuning process. Fig. 11 shows the tuning circuit. The reference is applied when CLK is LOW, and then switched to when CLK is HIGH. The first set of D flip-flops compares the lowpass phase with the appropriate references and the output is stored in the Figs. 12 and 13 . Note that and do not change simultaneously (in the same tuning cycle), which ensures the stability of the tuning loops. This also eliminates the need for a slow -tuning loop thus reducing the time required to reach steady state. Note also that DACs operate at very low frequency and can be avoided in case of a digitally tunable filter [15] , [16] . 
VI. EXPERIMENTAL RESULTS
The proposed tuning scheme is experimentally verified with breadboard measurements. For the experimental setup, the tuning circuit is built using 74VHC series logic gates. A filter is constructed using a chip inductor and a chip capacitor. Tunability for is achieved by using a varactor in series with a capacitor, whereas tunability for is achieved by varying the output conductance of a JFET in parallel with the inductor. The tuning range is adjusted by proper choice of inductor and capacitor values. The frequency synthesizer is implemented by using a computer-controlled signal generator. Between 45 and 135 delayed clocks were obtained using an additional ring counter.
As depicted in Fig. 8 , offline tuning algorithm is used for experimental verification. First, both tuning loops were activated. After reaching steady state, counters were disabled and the filter was connected to a network analyzer to measure its frequency response while holding the control voltages. Fig. 14 shows the measured bandpass filter magnitude response for a fixed desired and varying reference frequency. Table II summarizes the results. In Fig. 15 , the reference frequency is fixed at MHz and the desired is varied. Table III summarizes the measurement data for this plot.
VII. CONCLUSION
A digital tuning scheme is proposed for high-frequency high-continuous-time filters. Both pole frequency and quality factor of a second-order bandpass filter are digitally tuned by means of a programmable frequency divider. By changing the division ratio, can be varied accurately. Since only the phase response is used for tuning, no assumption is made on the filter's magnitude response (i.e., having the requirement of is immaterial). Therefore, errors originating from magnitude mismatch are minimized. Moreover, digital control of tuning loops avoids instability during the tuning process where only one loop is operational depending on the filter's current state. On the other hand, implementing an accurate phase detector at very high frequencies might be a problem since the tuning solely depends on phase. Resolution of the frequency synthesizer and counters are other limitations on the accuracy of the tuning. Also, this tuning scheme assumes a strong correlation between phase and magnitude of the filter i.e., having , and at 3-dB frequencies; however, this correlation is degraded by nonlinearities and parasitic poles and zeros. Although, parasitic effects can be partially compensated with the predistortion technique, the unknown nature of parasitics still degrade the performance. The proposed scheme is verified on breadboard where approximately 1% tuning error is achieved.
